(a) Explain Circular wait deadlock. (b) Explain XSS and CSRF (how do you prevent these attacks). (c) Fill in the gaps RISC or CISC: Pipelining is…

(a) Explain Circular wait deadlock.

(b) Explain XSS and CSRF (how do you prevent these attacks).

(c) Fill in the gaps RISC or CISC:

  1. Pipelining is less efficient due to instruction complexity and variability ____
  2. Emphasis on hardware simplicity and efficiency ____
  3. Complex decoding due to variable instruction length ____
  4. Each instruction typically executes in a single clock cycle ____

From the Titas Gas Assistant Engineer (CSE) May 2024 – Written (BUET) exam, question 5 of 14.

More from this paper