F1 = A+B and F2 = AB. (a) Use the minimum NAND gate for F1 and F2 and (b) Use the minimum NOR gate for F1 and F2.

F1 = A+B and F2 = AB. (a) Use the minimum NAND gate for F1 and F2 and (b) Use the minimum NOR gate for F1 and F2.

From the BUET MSC (ICT) May 2019 – Written exam, question 1 of 20.

More from this paper

Next: For graph representation where there are 100 vertices and more than 300 edges, which representation (adjacency matrix or adjacency list)…
All questions in BUET MSC (ICT) May 2019 – Written