For G(s) = \dfrac{10}{s(s+2)} , design a proportional controller so that steady state error for unit ramp is 0.1.
For \(G(s) = \dfrac{10}{s(s+2)}\), design a proportional controller so that steady state error for unit ramp is 0.1.
From the BPSC Assistant Engineer (EEE) November 2026 – Written exam, question 27 of 28.
More from this paper
- Previous: Explain the working principle of an electrocardiograph (ECG) system. Describe the function of its main blocks – electrodes, preamplifiers…
- Next: In CE transistor circuit collector and base currents are 61 mA and 0.4 mA, respectively. If \beta = 150 , calculate I_{CEO} and I_{CBO} .
- All questions in BPSC Assistant Engineer (EEE) November 2026 – Written