Given a 100MHz clock signal, derive a circuit using T flip-flops to generate 50MHz and 25MHz clock signals. Draw a timing diagram for all three…

Given a 100MHz clock signal, derive a circuit using T flip-flops to generate 50MHz and 25MHz clock signals. Draw a timing diagram for all three clock signals.

From the Titas Gas Assistant Engineer (CSE) 2021 – Written (BUET) exam, question 5 of 7.

More from this paper